Non-Volatile FPGA Programming Guide

For: VCU1525, BCU1525, XBB1525, CVP-13, XUPP3R, XUPVV4, AES-KU040 By Zetheron Technology (Updated: Sept 18/2018)

When mining with FPGA's, it is highly desirable to set up your mining card with a non-volatile configuration, so that if you have to unplug your rig and move it, or if there is a power outage or software crash, that the rig can automatically start up on its own without extensive manual user interaction. This guide shows how to configure your FPGA with non-volatile programming.

1. Configure the core voltage in a non-volatile fashion:

This step depends on which FPGA you are using:

<u>VCU1525, BCU1525, XBB1525</u>: Connect your modified DC1613A dongle to the card and run LTPowerPlay software as usual (<u>http://zetheron.com/Downloads/VCU1525_DC1613A_Adapter.pdf</u>). Once you have set the core voltage to your desired level, the click the icon RAM->NVRAM to program the flash memory on the LTC3884 chip. A clock icon will be displayed, and in just a few seconds the configuration will be non-volatile. Now, at power up, your 1525 card will boot up at your desired core voltage. Please note that for effective non-volatile setup, going significantly below 0.70V can prevent the card from programming automatically at start up.

<u>CVP-13, XUPP3R, XUPVV4</u>: Run bwconfig-gui.exe (as usual) and configure the core voltage. *All options configured with the Bittware GUI are automatically non-volatile*.

<u>AES-KU040</u>: Using the power supply modification as described on the Zetheron website using the 1.5K resistor and rotary potentiometer, the value you have set by manually rotating the potentiometer will automatically be fixed upon boot-up.

2. Download the appropriate MCS file from the Zetheron Website

For this step, you want to load the bitstream into the FPGA in a non-volatile fashion. High end FPGA's only allow RAM configuration, so to get around this, high end FPGA cards include an external serial flash memory. We load the bitstream into this serial flash memory (external to the FPGA), and once it is there, the board will automatically 'check' the flash memory upon power-up to see if there is a valid bitstream there. If there is, the FPGA will self-program with the contents of the flash memory. Programming the flash memory takes much longer than a direct RAM load of the bitstream. Programming the FPGA directly via Vivado (in a volatile fashion) takes around 40-80 seconds depending on which card you have, but programming the flash memory can take 10-60 minutes depending on your configuration. Once the flash is programmed, the FPGA is very versatile. At power up it will rapidly program itself from the flash in around 15 seconds. Further, if the FPGA 'crashes' while mining due to the core voltage dropping too low, instead of reprogramming the FPGA with Vivado, you can either (A) reboot the FPGA via software, or (B) use Vivado to 'boot from configuration memory', which is much faster than a standard programming operation. A RAM bitstream is stored as a .BIT file, but a flash memory configuration bitstream is stored as an .MCS file. The MCS file format is much larger, taking 220MB instead of 77MB for the VU9 FPGA. Go to the Zetheron downloads page: http://zetheron.com/index.php/downloads/

http://zetneron.com/index.pnp/downloads/

Download the MCS file for your hardware, for the algorithm that you are interested in.

3. Program the Flash Memory on your FPGA card

Now that you have set up a non-volatile core voltage, and downloaded the appropriate MCS file, it is time to load the MCS file into the flash memory on your FPGA card. If you have a Bittware card, you can perform this step either with the Bittware GUI or with Vivado Lab Edition. If you have a Xilinx card you must use Vivado Lab edition. This section explains the procedure using Vivado Lab edition which does work on all cards.

Launch Vivado Lab Edition as usual, and launch Hardware Manager--> Open Target--> Auto Connect. Once you see the list of FPGA's in the window, right click on the FPGA identifier (xcvu9p_0 or similar, see below), and select Add Configuration Memory Device:



Next, you must select the exact model of flash memory from a long list.

The Port (1044	Iools Repgrts Window Layout View Help Q- Oulick Access write_1								write	vrite_bitstream Complete			
0									Default Lay	yout			
w Navigator 😤 🗧	HARDW	ARE MANAGER - loc	calhost/xilinx_tct/Xilin	nx/12809621t1	21A								3
PROJECT MANAGER	1 The	e are no debug core	es. Program device	Refresh devi	ce								
Settings	Hardy	vare		2	DRX	dast	hboard 2						E B
Add Sources													
Language Temp	≤ ≠ ⊬ ℙ ℤ ≡ ♀					SysMon (xcvu9p_0)						? _ 🗆 ×	
F IP Catalog	Name	localbost (1)	Connected			+ - C					0		
		Add Configuration	n Memory Device	Connecied		문		-				×	-
NTEGRATOR		F Add Comgutation memory Device								0.00			
Create Block De:		Choose a cont	figuration memory p	part. This can b	e changed l	ater.							0.00
Open Block Desi													
Generate Block L		Device: @ xcvu9p_	_0										
													0.775
Bus Simulation	Fil	ter											
Run Simulation		Manufacturer	ufacturer All V Type All						~	Volta			
RTI ANALYSIS	Har	Density (Mb)	All	~			Width A			All ~			i i
ADDAL 1:515								Width	All				a
	•					Res	et All Filters	Width	All				0.75
Open Elaborated	•					Res	set All Filters	Width	All				0.75
Open Elaborated	® N	elect Configuration	Memory Part			Res	set All Filters	Width	All				0.75
Open Elaborated	© N P:	elect Configuration I	Memory Part			Res	set All Filters	Width	All				0.75 S
 Open Elaborated SYNTHESIS Run Synthesis 	N Pi	elect Configuration I	Memory Part		(10)	<u>R</u> es	set All Filters	Width	All				0.75
Open Elaborated YNTHESIS Run Synthesis Open Synthesize	()) N Pi ID	elect Configuration I Search: Q- mt2 Name	Memory Part 25	Part	O (10 m	Res matches) anufact	Alias	Width	Family	Туре	Density (Wb	0.75 S
Open Elaborated INTHESIS Run Synthesis Open Synthesize	() N Pi ID IR	elect Configuration I Search: Q. mt2 Name Mat25qu01g-sp	Memory Part 25 pi-x1_x2_x4	Part mt25qu01	G (10 m M	Res matches) anufact	Allas	Width	Family mt25qu	Type spi	Density (1024	Wie x1_^	0.75
Open Elaborated YNTHESIS • Run Synthesis Open Synthesize IPLEMENTATION	ID N Se Pi	elect Configuration I Search: Q. mt2 Name mt25qu01g-sp mt25qu01g-sp	Memory Part 25 pi-x1_x2_x4 pi-x1_x2_x4_x8	Part mt25qu01 mt25qu01	C (10 m Mi a Mi	Res matches) anufact icron	Alias	Width	Family mt25qu mt25qu	Type spi spi	Density (1024 1024	Wb x1_^ x1_	0.75
Open Elaborated INTHESIS Run Synthesis Open Synthesize PLEMENTATION Run Implementa	() N Se Pi ID IR St Pi	elect Configuration I Search: Q mt2 Name mt25qu01g-sp mt25qu02g-sp mt25qu02g-sp	Memory Part 25 pi-x1_x2_x4 pi-x1_x2_x4_x8 pi-x1_x2_x4_x8	Part mt25qu01 mt25qu01 mt25qu02	C (10 r M: a Mi a Mi a Mi	Res matches) anufact icron icron	Allas	Width	Family mt25qu mt25qu mt25qu	Type spi spi spi	Density (1024 1024 2048	Wb x1_^ x1_ x1_	0.75 S
Open Elaborated NTHESIS Run Synthesis Open Synthesize PLEMENTATION Run Implementa Open Implement	© N Se Pi ID IR St Pi	elect Configuration I Search: Q- mt2 Name mt25qu01g-sp mt25qu01g-sp mt25qu02g-sp mt25qu02g-sp	Memory Part 25 pi-x1_x2_x4 pi-x1_x2_x4_x8 pi-x1_x2_x4 pi-x1_x2_x4_x8	Part mt25qu01 mt25qu01 mt25qu02 mt25qu02	G (10 m Mi g Mi g Mi g Mi	Res matches) anufact icron icron	Alias	Width	Family mt25qu mt25qu mt25qu mt25qu	Type spi spi spi spi	Density (1024 1024 2048 2048	Wb x1_^ x1_ x1_ x1_ x1_	0.75
Open Elaborated NTHESIS Run Synthesis Open Synthesize PLEMENTATION Run Implementa Open Implement	© : N Se P: ID IR St Ge	etect Configuration I gearch: Q- mt2 Name mt25qu01g-sr mt25qu01g-sr mt25qu02g-sr mt25qu02g-sr mt25qu02g-sr mt25qu02g-sr	Memory Part 25 pi-x1_x2_x4 pi-x1_x2_x4 pi-x1_x2_x4 pi-x1_x2_x4 pi-x1_x2_x4	Part mt25qu01 mt25qu01 mt25qu02 mt25qu02 mt25qu02 mt25qu02	C (10 m Mil 2 Mil 2 Mil 2 Mil 2 Mil 3 Mil 8 Mil	Res matches) anufact icron icron icron	Alias	x2_x4	Family mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu	Type spi spi spi spi spi spi	Density (1024 1024 2048 2048 128	W6 x1_^ x1_ x1_ x1_ x1_ x1_ x1_ x1_	0.75
Open Elaborated NTHESIS Run Synthesis Open Synthesize PLEMENTATION Run Implementa Open Implement	© : N Se P: ID IR St Ge	elect Configuration I gearch: Q- mt2 Name mt25qu01g-sg mt25qu01g-sg mt25qu02g-sg mt25qu02g-sg mt25qu02g-sg mt25qu02g-sg mt25qu02g-sg mt25qu02g-sg mt25qu128-sg mt25qu128-sg mt25qu128-sg	Memory Part 25 pi+r1_v2_v4 pi+r1_v2_v4_v8 pi+r1_v2_v4 pi+r1_v2_v4 pi+r1_v2_v4_v8 pi+r1_v2_v4_v8	Part mt25qu01 mt25qu02 mt25qu02 mt25qu02 mt25qu12 mt25qu12	(10 m M g MM g MM g MM g MM g MM g MM g MM	Res matches) anufact icron icron icron	Alias Alias n25q128-1.8+-spi-t1_ n25q128-1.8+-spi-t1_	x2_x4 x2_x4_x2	Family mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu 3 mt25qu	Type spi spi spi spi spi spi	Density (1024 1024 2048 2048 128 128	Wi XI_^ XI_ XI_ XI_ XI_ XI_ XI_ XI_	0.75
Open Elaborated NTHESIS Run Synthesis Open Synthesize PLEMENTATION Run Implementa Open Implement ROGRAM AND DEB Generate Bitstre:	N See P: IIC IIR St Pr Gee Tcl	elect Configuration I gearch: Q- mt2 Name mt25qu01g-sg mt25qu01g-sg mt25qu02g-sg mt25qu02g-sg mt25qu02g-sg mt25qu02g-sg mt25qu02g-sg mt25qu02g-sg mt25qu02g-sg mt25qu02g-sg mt25qu02g-sg mt25qu02g-sg mt25qu02g-sg mt25qu128-sg mt25qu22g-sg mt25qu22g-sg mt25qu22g-sg	Memory Part 25 pix1_12_14 pix1_12_14 pix1_12_14_18 pix1_12_14_18 pix1_12_14_18 pix1_12_14_18	Part mt25qu01; mt25qu02; mt25qu02; mt25qu02; mt25qu02; mt25qu02; mt25qu12;	(10 m M g MM g MM g MM g MM g MM g MM g MM	Res matches) anufact icron icron icron icron icron	Alias	x2_x4 x2_x4_x2 x2_x4_x1	Family mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu	Type spi spi spi spi spi spi spi	Density (1024 2048 2048 128 128 256 256	Wb x1_ x1_ x1_ x1_ x1_ x1_ x1_ x1_ x1_	0.75 0.725 45
Open Elaborated NTHESIS Run Synthesis Open Synthesize PLEMENTATION Run Implementa Open Implementa Open Implementa COGRAM AND DEB Generate Bitstre: Open Hartfware	⊕ P: ID IR St Ce Ce	gearch: Q- mt2 Name Imt25qu01g-sg Imt25qu01g-sg mt25qu02g-sg Imt25qu02g-sg mt25qu02g-sg Imt25qu12g-sg mt25qu12g-sg Imt25qu12g-sg mt25qu12g-sg Imt25qu12g-sg mt25qu12g-sg Imt25qu12g-sg mt25qu2g-sg Imt25qu2g-sg mt25qu2g-sg Imt25qu2g-sg mt25qu2g-sg	Memory Part 25 pi+r1_2_34 pi+r1_2_34_x8 pi+r1_2_34_x8 pi+r1_2_34 pi+r1_32	Part m125qu01 m125qu02 m125qu02 m125qu02 m125qu12 m125qu12 m125qu12 m125qu25	(10 m MA 3 MM 3 MM 3 MM 3 MM 3 MM 5 MM 5 MM	Res matches) anufact icron icron icron icron icron	Alias Alias n25q128-1.8v-spi-x1_ n25q128-1.8v-spi-x1_ n25q256-1.8v-spi-x1_ n25q256-1.8v-spi-x1_	x2_x4 x2_x4_x1 x2_x4_x1 x2_x4_x2 x2_x4_x2	Family mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu	Type spi spi spi spi spi spi spi spi	Density (1024 1024 2048 2048 128 128 256 256 256	Wb x1_^ x1_ x1_ x1_ x1_ x1_ x1_ x1_ x1_ x1_ x1_	0.75 0.725 45
Open Elaborated NTHESIS Run Synthesis Open Synthesize PLEMENTATION Run Implementa Open Implement Cogram AND DEB Generate Bitstre: Open Hardware	N Sse P: ID IF S1 C Ge Tcl Q	Image: Part of the second se	Memory Part 25 pi+x1_y2_y4_y8 pi+x1_y2_y4 pi+x1_y2_y4_y8 pi+x1_y2_y4 pi+x1_y	Part mt25qu01 mt25qu02 mt25qu02 mt25qu02 mt25qu12 mt25qu12 mt25qu12 mt25qu25 mt25qu25	(10 / M. 3 MM 3 MM 3 MM 3 MM 3 MM 5 MM 5 MM 5 MM	Res matches) anufact icron icron icron icron icron icron icron	Alias Alias n25q128-1.8x-sp1+1 n25q128-1.8x-sp1+1 n25q256-1.8x-sp1+1 n25q256-1.8x-sp1+1	x2_x4 x2_x4_x2 x2_x4_x1 x2_x4_x1	Family mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu	Type spi spi spi spi spi spi spi spi spi	Density (1024 1024 2048 2048 128 256 256 512	Wb x1_^ x1_ x1_ x1_ x1_ x1_ x1_ x1_ x1_ x1_ x1_	0.75 0.725 45
Open Elaborated Open Elaborated VNTHESIS Pun Synthesis Open Synthesis Open Synthesize PLEMENTATION Run implementa Open Implement Generate Bitstre Open Hardware Open Target	N Se P ID IF St P Ge Tcl Q	Mare mt25qu01g-sg mt25qu01g-sg mt25qu01g-sg mt25qu02g-sg	Memory Part 15 15 16 17 17 17 17 17 17 17 17 17 17	Part mt25qu01; mt25qu02; mt25qu02; mt25qu22; mt25qu22; mt25qu22; mt25qu22; mt25qu22;	(10 m m g MM g MM g MM g MM g MM g MM g MM	Res matches) anufact icron icron icron icron icron icron icron	aet All Filters Alias n25q128-1.8+spi-t1 n25q128-1.8+spi-t1 n25q256-1.8+spi-t1 n25q256-1.8+spi-t1	x2_x4 x2_x4_x0 x2_x4_x0 x2_x4_x0	Family mt25qu mt25qu	Type spi spi spi spi spi spi spi spi spi	Density (1024 2048 2048 128 128 128 256 256 512	W6 x1. x1. x1. x1. x1. x1. x1. x1. x1. x1.	0.75 0.725 45
Open Elaborated VYNTHESIS Run Synthesis Open Synthesis Open Synthesize APLEMENTATION Run Implementa Open Implement GOGRAM AND DEB Generate Bitstre: Open Target Program Dev		Hect Configuration I gearch: Q- mt2 Name 9 mt25qu019-sg 9 mt25qu019-sg 9 mt25qu029-sg 9 mt25qu029-sg 9 mt25qu203-sg 9	Memory Part 55 pixt_32_34 pixt_34	Part m125qu01; m125qu02; m125qu02; m125qu02; m125qu02; m125qu25; m125qu25; m125qu25; m125qu25;	(10 m m g Min g Min Min Min g Min g Min Min Min Min Min Min Min Min Min Min	Res matches) anufact icron icron icron icron icron icron icron	Alias Alias n25q128-1.8v-spi-t1 n25q128-1.8v-spi-t1 n25q256-1.8v-spi-t1 n25q256-1.8v-spi-t1	Vidth X2_X4 X2_X4_X X2_X4_X	Family mt25qu mt25qu mt25qu mt25qu mt25qu amt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu mt25qu	Type spi spi spi spi spi spi spi spi spi	Density (1024 2048 2048 128 128 256 256 256 512 212 212 212 212 212 212 212 212 212	Wb x1_ x1_ x1_ x1_ x1_ x1_ x1_ x1_ x1_ x1_	0.75 0.725 45 Jesign

The memory you choose depends on which FPGA card you have:

VCU1525, BCU1525, XBB1525: Choose *mt25qu01g-spi-x1_x2_x4*

XUPP3R, XUPVV4, CVP-13: Choose *mt25qu02g-spi-x1_x2_x4*

[NOTE: On the Bittware boards you can also perform the entire flash memory programming step without using Vivado at all, by using the bwconfig-gui.exe utility]

AES-KU040: Your board will have either: Micron **N25Q256A**, or Spansion **S25FL256SAGMFIR0**

Once you have selected the correct memory device, click OK, and the following dialog will appear asking if you want to program the memory now:



Click 'OK' to program the memory. A new dialog will appear with lots of options:



In the above dialog, for 'Configuration File', choose the MCS file that you downloaded from the Zetheron website. Leave the rest of the options as their default (see above). Then click 'OK' to program the flash memory. Vivado will begin the programming procedure which can take 10-60 minutes:



Once programming finishes, the flash memory is programmed, but that memory is external to the FPGA, and the FPGA itself is not yet programmed. Now we must transfer the contents of the external flash memory into the FPGA itself. You

can do that by cutting power to the FPGA and then powering up again (resulting in the fastest programming), or alternatively you can do it in Vivado by right clicking on the FPGA icon and selecting 'Boot from Memory Configuration Device:'



When you select Boot from Configuration Memory Device, the contents of the flash memory will be loaded into the FPGA itself and the FPGA is now programmed. This step can be fast or slow, it depends on many factors.

You are now finished the non-volatile setup procedure, and your FPGA card can now withstand a power-outage and start up on its own.

TROUBLESHOOTING

If you try 'Boot from Configuration Memory Device' and the process fails, try raising the core voltage on the FPGA. If it still fails, you may need to redo the process from the beginning. Once it is working, it should continue working without issues.